|
Showing 1 - 9 of
9 matches in All Departments
An introductory text to computer architecture, this comprehensive
volume covers the concepts from logic gates to advanced computer
architecture. It comes with a full spectrum of exercises and
web-downloadable support materials, including assembler and
simulator, which can be used in the context of different courses.
The authors also make available a hardware description, which can
be used in labs and assignments, for hands-on experimentation with
an actual, simple processor.This unique compendium is a useful
reference for undergraduates, graduates and professionals majoring
in computer engineering, circuits and systems, software
engineering, biomedical engineering and aerospace
engineering.Related Link(s)
Rapid increases in chip complexity, increasingly faster clocks, and
the proliferation of portable devices have combined to make power
dissipation an important design parameter. The power consumption of
a digital system determines its heat dissipation as well as battery
life. For some systems, power has become the most critical design
constraint. Computer-Aided Design Techniques for Low Power
Sequential Logic Circuits presents a methodology for low power
design. The authors first present a survey of techniques for
estimating the average power dissipation of a logic circuit. At the
logic level, power dissipation is directly related to average
switching activity. A symbolic simulation method that accurately
computes the average switching activity in logic circuits is then
described. This method is extended to handle sequential logic
circuits by modeling correlation in time and by calculating the
probabilities of present state lines. Computer-Aided Design
Techniques for Low Power Sequential Logic Circuits then presents a
survey of methods to optimize logic circuits for low power
dissipation which target reduced switching activity. A method to
retime a sequential logic circuit where registers are repositioned
such that the overall glitching in the circuit is minimized is also
described. The authors then detail a powerful optimization method
that is based on selectively precomputing the output logic values
of a circuit one clock cycle before they are required, and using
the precomputed value to reduce internal switching activity in the
succeeding clock cycle. Presented next is a survey of methods that
reduce switching activity in circuits described at the
register-transfer and behavioral levels. Also described is a
scheduling algorithm that reduces power dissipation by maximising
the inactivity period of the modules in a given circuit.
Computer-Aided Design Techniques for Low Power Sequential Logic
Circuits concludes with a summary and directions for future
research.
|
Integrated Circuit and System Design: Power and Timing Modeling, Optimization and Simulation - 19th International Workshop, PATMOS 2009, Delft, The Netherlands, September 9-11, 2009, Revised Selected Papers (Paperback, Edition.)
Jose Monteiro, Rene van Leuken
|
R1,585
Discovery Miles 15 850
|
Ships in 10 - 15 working days
|
Welcome to the proceedings of the 19th International Workshop on
Power and TimingModeling, OptimizationandSimulation,
PATMOS2009.Overtheyears,
PATMOShasevolvedintoanimportantEuropeanevent, whereresearchersfrom
both industry and academia discuss and investigate the emerging
challenges in future and contemporary applications, design
methodologies, and tools required for the development of the
upcoming generations of integrated circuits and s- tems. PATMOS
2009 was organized by TU Delft, The Netherlands, with sp- sorship
by the NIRICT Design Lab and Cadence Design Systems, and technical
co-sponsorshipbytheIEEE.Furtherinformationabouttheworkshopisavailable
athttp: //ens.ewi.tudelft.nl/patmos09. The technical programof
PATMOS 2009 contained state-of-the-arttechnical contributions,
three invited keynotes, and a special session on SystemC-AMS
Extensions. The technical program focused on timing, performance,
and power consumption, as well as architectural aspects with
particular emphasis on m- eling, design, characterization,
analysis, and optimization in the nanometer era. The Technical
Program Committee, with the assistance of additional expert
reviewers, selected the 36 papers presented at PATMOS. The papers
were - ganized into 7 oral sessions (with a total of 26 papers) and
2 poster sessions (with a total of 10 papers). As is customary for
the PATMOS workshops, full papers were required for review, and a
minimum of three reviews were received per manuscr
|
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation - 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008, Revised Selected Papers (Paperback, 2009 ed.)
Lars Svensson, Jose Monteiro
|
R1,615
Discovery Miles 16 150
|
Ships in 10 - 15 working days
|
Welcome to the proceedings of PATMOS 2008, the 18th in a series of
int- national workshops. PATMOS 2008 was organized by INESC-ID /
IST - TU Lisbon, Portugal, with sponsorship by Cadence, IBM,
Chipidea, and Tecmic, and technical co-sponsorship by the IEEE.
Over the years, PATMOS has evolved into an important European
event, where researchers from both industry and academia discuss
and investigate the emerging challenges in future and contemporary
applications, design meth- ologies, and tools required for the
development of the upcoming generations of integrated circuits and
systems. The technical program of PATMOS 2008 c- tained
state-of-the-art technical contributions, three invited talks, and
a special session on recon?gurable architectures. The technical
program focused on t- ing, performance and power consumption, as
well as architectural aspects with particular emphasis on modeling,
design, characterization, analysis and op- mization in the
nanometer era. The Technical Program Committee, with the assistance
of additional expert reviewers, selected the 41 papers presented at
PATMOS. The papers were - ganized into 7 oral sessions (with a
total of 31 papers) and 2 poster sessions (with a total of 10
papers). As is customary for the PATMOS workshops, full papers were
required for review, and a minimum of three reviews were received
per manuscript.
Rapid increases in chip complexity, increasingly faster clocks, and
the proliferation of portable devices have combined to make power
dissipation an important design parameter. The power consumption of
a digital system determines its heat dissipation as well as battery
life. For some systems, power has become the most critical design
constraint. Computer-Aided Design Techniques for Low Power
Sequential Logic Circuits presents a methodology for low power
design. The authors first present a survey of techniques for
estimating the average power dissipation of a logic circuit. At the
logic level, power dissipation is directly related to average
switching activity. A symbolic simulation method that accurately
computes the average switching activity in logic circuits is then
described. This method is extended to handle sequential logic
circuits by modeling correlation in time and by calculating the
probabilities of present state lines. Computer-Aided Design
Techniques for Low Power Sequential Logic Circuits then presents a
survey of methods to optimize logic circuits for low power
dissipation which target reduced switching activity. A method to
retime a sequential logic circuit where registers are repositioned
such that the overall glitching in the circuit is minimized is also
described. The authors then detail a powerful optimization method
that is based on selectively precomputing the output logic values
of a circuit one clock cycle before they are required, and using
the precomputed value to reduce internal switching activity in the
succeeding clock cycle. Presented next is a survey of methods that
reduce switching activity in circuits described at the
register-transfer and behavioral levels. Also described is a
scheduling algorithm that reduces power dissipation by maximising
the inactivity period of the modules in a given circuit.
Computer-Aided Design Techniques for Low Power Sequential Logic
Circuits concludes with a summary and directions for future
research.
|
VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things - 25th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017, Abu Dhabi, United Arab Emirates, October 23-25, 2017, Revised and Extended Selected Papers (Paperback, 1st ed. 2019)
Michail Maniatakos, Ibrahim (Abe) M Elfadel, Matteo Sonza Reorda, H. Fatih Ugurdag, Jose Monteiro, …
|
R1,684
Discovery Miles 16 840
|
Ships in 10 - 15 working days
|
This book contains extended and revised versions of the best papers
presented at the 25th IFIP WG 10.5/IEEE International Conference on
Very Large Scale Integration, VLSI-SoC 2017, held in Abu Dhabi,
United Arab Emirates, in August 2017. The 11 papers included in
this book were carefully reviewed and selected from the 33 full
papers presented at the conference. The papers cover a wide range
of topics in VLSI technology and advanced research. They address
the latest scientific and industrial results and developments as
well as future trends in the field of System-on-Chip (SoC) Design.
On the occasion of the silver jubilee of the VLSI-SoC conference
series the book also includes a special chapter that presents the
history of the VLSI-SoC series of conferences and its relation with
VLSI-SoC evolution since the early 80s up to the present.
An introductory text to computer architecture, this comprehensive
volume covers the concepts from logic gates to advanced computer
architecture. It comes with a full spectrum of exercises and
web-downloadable support materials, including assembler and
simulator, which can be used in the context of different courses.
The authors also make available a hardware description, which can
be used in labs and assignments, for hands-on experimentation with
an actual, simple processor.This unique compendium is a useful
reference for undergraduates, graduates and professionals majoring
in computer engineering, circuits and systems, software
engineering, biomedical engineering and aerospace
engineering.Related Link(s)
This is a reproduction of a book published before 1923. This book
may have occasional imperfections such as missing or blurred pages,
poor pictures, errant marks, etc. that were either part of the
original artifact, or were introduced by the scanning process. We
believe this work is culturally important, and despite the
imperfections, have elected to bring it back into print as part of
our continuing commitment to the preservation of printed works
worldwide. We appreciate your understanding of the imperfections in
the preservation process, and hope you enjoy this valuable book.
|
|